View MT9V135C12STCES_7628300.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

?products and specifications discussed here in are for evaluation and re ference purposes only and are subject to change by micron without notice. products are only warranted by micron to meet micron?s production data sheet specifications. mt9v135: soc vga digital image sensor features preliminary ? 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_1.fm - rev. b 3/07 en 1 ?2006 micron technology, inc. all rights reserved. 1/4-inch system-on-a-chip (soc) vga ntsc/pal cmos digital image sensor mt9v135c12stc (pb-free clcc) features ?micron ? digitalclarity ? cmos imaging technology ? system-on-a-chip (soc)?completely integrated camera system ? ntsc/pal (true two field) analog composite video output ? itu-r bt.656 parallel output (8-bit, interlaced) ? simultaneous composite and digital video outputs (simplifies focus and setup of network cameras ? serial lvds data output ? low power, interlaced scan cmos image sensor ? supports use of external devices for addition of custom overlay graphics ? superior low-light performance ? on-chip image flow processor (ifp) performs sophisticated processing ? color recovery and correction, sharpening, gamma, lens shading correction, and on-the-fly defect correction ? automatic features: ? auto exposure ? auto white balance (awb) ? auto black reference (abr) ? auto flicker avoidance ? auto color saturation ? auto defect identification and correction ?simple two-wire serial programming interface applications ? security cameras ? 900 mhz and 2.4 ghz wireless cameras ? composite video and digital video cameras ?cctv security cameras ?smart cameras ? evidence quality cameras ? cameras using active or passive overlay note: 1. customers requiring a similar part with greater temperature range should consider using the micron mt9v125. table 1: key performance parameters parameter typical value optical format 1/4-inch (4:3) active imager size 3.63mm(h) x 2.78mm(v) 4.57mm diagonal active pixels 640h x 480v ntsc output 720h x 486v pal output 720h x 576v pixel size 5.6m x 5.6m color filter array rgb paired bayer pattern shutter type electronic rolling shutter (ers) maximum data rate master clock 13.5 m p /s 27 mhz frame rate (vga 640h x 480v) 30 fps at 27 mhz (ntsc) 25 fps at 27 mhz (pal) integration time (composite video output) 16s?33ms (ntsc) 16s?40ms (pal) adc resolution 10-bit, on-chip responsivity 5 v/lux-sec (550nm) pixel dynamic range 70db snr max 39db supply voltage i/o digital 2.5?3.1v (2.8v nominal) core digital 2.5?3.1v (2.8v nominal) analog 2.5?3.1v (2.8v nominal) power consumption 320 mw @ 2.8v, 25c operating temperature 1 ?30c to +70c packaging 48-pin clcc table 2: ordering information part number description mt9v135c12stc es 48-pin clcc es, pb-free mt9v135c12stcd demo kit mt9v135c12stch demo kit headboard
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 2 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor general description preliminary general description the mt9v135 is a vga cmos image sensor featuring micron?s breakthrough digital- clarity technology?a low-noise cmos imaging technology that achieves ccd image quality (based on signal-to-noise ratio and low-light sensitivity) while maintaining the inherent size, cost, low power, and integration advantages of cmos. the mt9v135 performs sophisticated processing functions including color recovery, color correction, sharpening, programmable gamma correction, auto black reference clamping, auto exposure, automatic 50hz/60h z flicker avoidance, lens shading correc- tion, auto white balance (awb), and on-the-f ly defect identification and correction. the mt9v135 outputs interlaced-scan images at 30 or 25 fps, supporting both ntsc and pal video formats. the mt9v135 includes digital video output that can be switched to the ntsc/pal encoder. this can be used in conjunction with an external dsp to provide an overlay (such as a logo or a menu screen) on top of the live video. the image data can be output on any one of three output ports: ? composite analog video (support for both single-ended and differential) ? low-voltage differential signalling (lvds) ? ccir 656 interlaced digital video in parallel 8-bit format figure 1: mt9v135 quantum efficiency vs. wavelength table 3: mt9v135 detailed performance parameters parameter value output gain 28 e-/lsb read noise 5.3 e-rms at 16x dark current 1600 e-/pix/s at 70c 0 10 20 30 40 50 6 0 350 450 550 6 50 750 850 950 1050 quantum effi c ien c y [%] wavelength [nm]
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 3 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor functional overview preliminary functional overview the mt9v135 is a fully-automatic, single-chip camera, requiring only a single power supply, lens, and clock source for basic oper ation. output video is streamed via the chosen output port. the mt9v135 internal registers are configured using a two-wire serial interface. the device can be put into a low-power sleep mode by asserting standby and shutting down the clock. output signals can be tri-stated. both tri-stating output signals and entry into standby mode can be achieved via two-wire serial interface register writes. the mt9v135 requires an input clock of 27 mhz to support correct ntsc or pal timing. internal architecture internally, the mt9v135 consists of a sensor core and an image flow processor (ifp). the ifp is divided in two sections: the colorpipe, and the camera controller. the sensor core captures raw images that are then input into the ifp. the colorpipe section processes the incoming stream to create interpolated , color-corrected output, and the camera controller section controls the sensor core to maintain the desired exposure and color balance. the ifp scales the image and an integrated video encoder generates either ntsc or pal analog composite output. the mt9v135 suppor ts three different output ports; analog composite video out, lvds serial out and ccir 656 interlaced digital video in parallel 8- bit format. figure 2 shows the major functional blocks of the mt9v135. the built-in ntsc/pal encoder and the lvds formatter allow simult aneous outputs of composite and digital video signals. this is especially useful duri ng installation of network cameras and allows the installer to adjust the camera view an d focus using analog monitoring equipment while the digital viedo is compressed and formatted for ip network delivery. figure 2: functional block diagram sram line buffers image flow processor colorpipe image flow processor camera control image data control bus pixel data sclk s data extclk s tandby v dd /dgnd vaa /agnd vaapix lens shading correction color interpolation defect correction color correction gamma correction color conversion + formatting auto exposure auto white balance flicker detect/avoid d out0 [7:0] pixclk frame_ v ali d line_ v ali d control bus + s ensor c ontrol (g ains, shutter, et c .) sensor core . 640h x 480v . 1/4-inch optical format . true interla ced readout . auto black compensation . programmable analog gain . programmable exposure . 10-bit adc c ontrol bus ntsc /pal encoder and dac lvd s formatter and driver lvd s_out_pos lvd s_out_neg dac_out_pos dac_out_neg d in [7:0] din_clk horizontal interpolator
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 4 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor functional overview preliminary figure 3 shows a typical application using a dsp to produce a video overlay (such as a logo or menu text). the parallel digital vide o output is sent to the dsp, which adds the overlay. the digital video with the overlay is then looped back into the mt9v135 to the ntsc/pal encoder and lvds formatter to pr ovide simultaneous composite analog and digital lvds outputs. figure 3: typical usage configuration with overlay d s p mt9v135 parallel di g ital si g nal with overlay (ccir 656 ) ntsc/pal composite analog output with overlay d in [7:0] d out [7:0] d in _clk parallel digital (ccir 656) pixclk 27mhz oscillator
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 5 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor typical connections preliminary typical connections figure 4 shows a detailed mt9v135 device co nfiguration. for low-noise operation, the mt9v135 requires separate analog and digital power supplies. incoming digital and analog ground conductors can be tied together next to the die. power supply voltages v aa (the primary analog voltage) and vaapix (the main voltage to the pixel array) must be tied together to avoid current loss. both power supply rails should be decoupled from ground using capacitors. the mt9v135 requires a single external voltage supply level. figure 4: typical configuration (without use of overlay) notes: 1. mt9v135 standby can be connected to custom er?s asic controller directly or to digital gnd, depending on the co ntroller?s capability. 2. a 1.5k resistor value is recommended, but may be greater for slower (for example, 100kb) two-wire speed. 3. lvds_enable should be tied high if lvds is to be used. 4. pull down dac_ref with a 2.8k ohm resistor for 1.0v peak-to-peak video output. for a 1.4v peak-to-peak video output, change the video resistor to 2.4k ohms. 5. v aa and vaapix must be tied to the same potential for proper operation. a gnd 0.1f 0.1f v aa d gnd 1f v dd vaapix 1f a gnd 0.1f 1f v dd power v aa and vaapix 5 power 10f 1.5k 2 1.5k 2 s data sclk reset# lvds_enable frame_valid pixclk line_valid d out [7:0] clkin s addr standby 1 1k d gnd a gnd d gnd a gnd v dd v aa vaapix two-wire serial interface master clock s tandby from controller or digital gnd pedestal ntsc_pal_select horiz_flip dac_neg dac_pos lvds_neg lvds_pos dac_ref 75 2.8k din[7:0] din_clk d out _lsb[1:0] rsvd 75 75 terminated receiver v dd _ dac power v dd _ pll power v dd _ dac v dd _ pll
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 6 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor typical connections preliminary figure 5: 48-pin clcc assignment table 4: pin descriptions pin assignment name type description 17 extclk input master clock in sensor. 19 reset_bar input active low: asynchronous reset. 22 s addr input two-wire serial interface device id selection 1:0xba, 0:0x90. 23 rsvd input must be attached to d gnd . 21 sclk input two-wire serial interface clock. 18 standby input multifunctional signal to contro l device addressing, power-down, and state functions (coverin g output enable function). 24 horiz_flip input if ?0? at reset: default horizontal setting. if ?1? at reset: flips the image readout format in the horizontal direction. 25 ntsc_pal_select input if ?0? at reset: default ntsc mode. if ?1? at reset: default pal mode. 12345 6 44 43 19 20 21 22 23 24 25 2 6 27 28 29 30 7 8 9 10 11 12 13 14 15 1 6 17 18 42 41 40 39 38 37 3 6 35 34 33 32 31 d in [6] d in [5] d in [4] d in [3] d in [2] d in [1] d in [0] din_clk d gnd v dd clk_in s tandby fv lv v dd pll lvd s_pos lvd s_neg d gnd v dd d ac_pos v dd dac d ac_neg d gnd dac_ref reset_bar s data sclk s addr rsvd horiz_flip ntsc _pal_select lvd s_enable pedes tal v aa a gnd vaapix d in [7] d out [7] d out [6] d out [5] d out [4] d out [3] d out [2] d out [1] d out [0] d out _lsb1 d out _lsb0 pixclk 48 47 4 6 45
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 7 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor typical connections preliminary notes: 1. all power pins (v dd /v dd dac/v dd pll/v aa /vaapix) must be connected to 2.8v (nominal). power pins cannot be floated. 2. all ground pins (a gnd /d gnd ) must be connected to ground . ground pins cannot be floated. 3. inputs are not tolerant to signal voltages above 3.1v. 4. all unused inputs must be tied to gnd or v dd . 5. v aa and vaapix must be tied to the same potential for proper operation. 27 pedestal input if ?0? at reset: does not add pe destal to composite video output. if ?1? at reset: adds pedesta l to composite video output. valid for ntsc only, pull low for pal operation. 26 lvds_enable input active high: enables th e lvds output port. must be high if lvds is to be used. 6, 7, 8, 9, 10, 11, 12, 13 d in [7:0] input external data input port select able at video encoder input. 14 din_clk input d in capture clock. (this clock must be synchronous to clk_in.) 20 s data output two-wire serial interface data i/o. 5, 4, 3, 2, 1, 48, 47, 46 d out [7:0] output pixel data output d out 7 (most significant bit (msb)), d out 0 (least significant bit (lsb)). data output [9:2] in sensor stand-alone mode. 44 d out _lsb0 output sensor stand-alone mode output 0? typically left unconnected for normal soc operation. 45 d out _lsb1 output sensor stand-alone mode output 1? typically left unconnected for normal soc operation. 42 frame_valid output active high: frame_valid; indicates active frame. 41 line_valid output active high: line_valid, data_valid; indicates active pixel. 43 pixclk output pixel clock output. 35 dac_pos output positive video dac output in differential mode. video dac output in single-ended mode. 33 dac_neg output negative video dac output in differential mode. 31 dac_ref output external reference resistor for video dac. 39 lvds_pos output lvds positive output. 38 lvds_neg output lvds negative output. 29 a gnd supply analog ground. 15, 32, 37 d gnd supply digital ground. 28 v aa supply analog power: 2.5v?3.1v (2.8v nominal). 30 vaapix supply pixel array analog power supp ly: 2.5v?3.1v (2.8v nominal). 16, 36 v dd supply digital power: 2.5v-3.1v (2.8v nominal). 34 v dd dac supply dac power: 2.5v-3.1 v (2.8v nominal). 40 v dd pll supply lvds pll power: 2.5v -3.1v (2.8v nominal). table 4: pin descriptions (continued) pin assignment name type description
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 8 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor detailed architecture overview preliminary detailed architecture overview sensor core the sensor consists of a pixel array of 695 x 512, an analog readout chain, 10-bit adc with programmable gain and black offset, an d timing and control, as illustrated in figure 6. figure 6: sensor core block diagram there are 649 columns by 498 rows of opti cally-active pixels that include a pixel boundary around the vga (640 x 480) imag e to avoid boundary effects during color interpolation and correction. the one additional active column and two a dditional active rows are used to enable horizontally and vertically mirrored re adout to start on the same color pixel. figure 7 on page 9 illustrates the process of capturing the image. the original scene is flipped and mirrored by the sensor optics. se nsor readout starts at the lower right hand corner. the image is presented in true orientation by the output display. communication bus to ifp 10-bit data to ifp sync signals clock control register analog processing active pixel sensor (aps) array timin g and control adc
mt9v135: soc vga digital image sensor detailed architecture overview pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 9 ?2006 micron technology, inc. all rights reserved. preliminary figure 7: image capture example the sensor core uses a paired rgb bayer co lor pattern, as shown in figure 9 on page 11. row pairs consist of the following: rows 0, 1, rows 2, 3, rows 4, 5, and so on. the even- numbered row pairs (0/1, 4/5, and so on) in th e active array contain green and red pixels. the odd-numbered row pairs (2/3, 6/7, and so on) contain blue and green pixels. the odd-numbered columns contain green and blue pixels; even-numbered columns contain red and green pixels. scene (front view) optics image capture image rendering start readout row by row image sensor (rear view) start rasterization process of i ma g e gatherin g and im age displa y display (front view)
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 10 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor detailed architecture overview preliminary figure 8: pixel color pattern detail (top right corner) output data format the sensor core image data is read out in an interlaced scan order. progressive readout? which is not supported by the color pipe?is an option, but is intended only for raw data output. valid image data is surrounded by horizontal and vertical blanking, shown in figure 9 on page 11. for ntsc output, the horizontal size is stretc hed from 640 to 720 pixels. the vertical size is 243 pixels per field; 240 imag e pixels and 3 dark pixels that are located at the bottom of the image field. for pal output, the horizontal size is also st retched from 640 to 720 pixels. the vertical size is 288 pixels per field; 24 0 image pixels with 24 dark pi xels at the top of the image and 24 dark pixels at the bottom of the image field. blac k pixels c olumn read out direc tion . . . ... row read out direc tion r r g g r r g g b b g g first ac tive bord er pixel (42, 13) r r g g r r g g b b g g r r g g r r g g b b g g g g b b g g
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 11 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor detailed architecture overview preliminary figure 9: spatial illustration of image readout p 0,0 p 0,1 p 0,2 .....................................p 0,n-1 p 0,n p 2,0 p 2,1 p 2,2 .....................................p 2,n-1 p 2,n 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 p m-2,0 p m-2,1 .....................................p m-2,n-1 p m-2,n p m,0 p m,1 .....................................p m,n-1 p m,n 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 valid image odd field horizontal blanking vertical even blanking vertical/horizontal blanking p 1,0 p 1,1 p 1,2 .....................................p 1,n-1 p 1,n p 3,0 p 3,1 p 3,2 .....................................p 3,n-1 p 3,n 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 p m-1,0 p m-1,1 .....................................p m-1,n-1 p m-1,n p m+1,0 p m+1,1 ..................................p m+1,n-1 p m+1,n 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 .................. 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 00 00 00 ..................................... 00 00 00 valid image even field horizontal blanking vertical odd blanking vertical/horizontal blanking
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 12 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor detailed architecture overview preliminary image flow processor the mt9v135 ifp consists of a color proc essing pipeline, and a measurement and control logic block (the camera controller). the stream of raw data from the sensor enters the pipeline and undergoes several transformations. image stream processing starts with conditioning the black level an d applying a digital gain. the lens shading block compensates for signal loss caused by the lens. next, the data is interpolated to recover missing color components for each pixel. the resulting interpolated rgb data passes through the current color correction matrix (ccm), gamma, and saturation corrections, and is formatted for final output. the measurement and control logic continuo usly accumulate image brightness and color statistics. based on these measurements, the ifp calculates updated values for exposure time and sensor analog gains that are sent to the sensor core through the control bus. black level conditioning the sensor core black level calibration works to maintain black pixel values at a constant level, independent of analog gain, reference current, voltage settings, and temperature conditions. if this black level is above zero, it must be reduced before color processing can begin. the black level subtraction block in the ifp re-maps the black level of the sensor to zero prior to lens shading correction. following lens shading correction, the black level addition block provides capability for another black level adjustment. however, for good contrast, this level should be set to zero. digital gain controlled by auto exposure logic, the input digital gain stage amplifies the raw image in low-light conditions. (range: x1?x8). test pattern a built-in test pattern generator produces a test image stream that can be multiplexed with the gain stage. the test pattern ca n be selected through register settings. lens shading correction inexpensive lenses tend to attenuate image intensity near the edges of pixel arrays. other factors also cause signal and coloration differences across the image. the net result of all these factors is known as lens shading. lens shading correction (lc) compensates for these differences. typically, the profile of lens shading induced anomalies across the frame is different for each color component. lens shading correction is independently calibrated for the color channels. interpolation and aperture correction a demosaic engine converts the single color per pixel bayer data from the sensor into rgb (10-bit per color channel). the demosaic algorithm analyzes neighboring pixels to generate a best guess for the missing color components. edge sharpness is preserved as much as possible. aperture correction sharpens the image by an adjustable amount. sharpening can be programmed to phase out as light levels drop to avoid amplifying noise.
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_2.fm - rev. b 3/07 en 13 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor detailed architecture overview preliminary defect correction this device supports 2d defect correction. in 2d defect detection/correction, pixels with values different from their neighbors by greater than a defined threshold are considered defects unless near the image boundary. the a pproach is termed 2d, as pixels on neigh- boring lines as well as neighb oring pixels on the same line are considered in both detec- tion and correction. color correction to obtain good color rendition and saturati on, it is necessary to compensate for the differences between the spectral characteristic s of the imager color filter array and the spectral response of the human eye. this compensation, also known as color separation, is achieved through linear transformation of the image with a 3 x 3 element color correc- tion matrix. the optimal values for the colo r correction coefficients depend on the spectra of the incident illumination and can be programmed by the user. color saturation control both color saturation and sharpness enhancement can be set by the user, or adjusted automatically by tracking the magnitude of the gains used by the auto exposure algo- rithm. automatic white balance the mt9v135 has a built-in awb algorithm de signed to compensate for the effects of changing scene illumination on the quality of the color rendition. this sophisticated algorithm consists of two major submodules: ? a measurement engine (me) performing statistical analysis of the image. ? a module selecting the optimal color corr ection matrix and analog color channel gains in the sensor core. while the default algorithm settings are adequa te in most situations, the user can repro- gram base color correction matrices and li mit color channel gains. the awb does not attempt to locate the brightest or grayest el ements in the image; it performs in-depth image analysis to differentiate between changes in predominant spectra of illumination and changes in predominant scene colors. fact ory defaults are suit able for most appli- cations; however, a wide range of algorithm parameters can be overwritten by the user through the serial interface. auto exposure the auto exposure algorithm performs auto matic adjustments to image brightness by controlling exposure time and analog gains in the sensor core, as well as digital gain applied to the image. the algorithm relies on the auto exposure measurement engine that tracks speed and amplit ude changes in the overall luminance of selected windows in the image. back light compensation is achieved by we ighting the luminance in the center of the image higher than the luminance on the periphery. other algorithm features include fast-fluctuating illumination rejection (time averaging), response-speed control, and controlled sensitivity to small changes. while the default settings are adequate in mo st situations, the user can program target brightness, measurement window, and other pa rameters as described above. the auto exposure algorithm enables compensation for a broad range of illumination intensities.
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_3.fm - rev. b 3/07 en 14 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor electrical specifications preliminary electrical specifications notes: 1. v dd , v aa , and vaapix must all be at the same po tential to avoid excessive current draw. care must be taken to avoid excessive noise inje ction in the analog supplies if all three sup- plies are tied together. 2. customers requiring a similar part with great er temperature range sh ould consider using the micron mt9v125. table 5: electrical characteristics and operating conditions t a = 25c parameter 1 condition min typ max unit i/o and core digital voltage (v dd ) n/a 2.5 2.8 3.1 v lvds pll voltage n/a 2.5 2.8 3.1 v video dac voltage n/a 2.5 2.8 3.1 v analog vo ltage (v aa ) n/a 2.5 2.8 3.1 v pixel supply voltage (v aapix ) n/a 2.5 2.8 3.1 v leakage current standby, no clocks 10 a imager operating temperature 2 n/a ?30 +70 c storage temperature n/a ?30 +125 c table 6: video dac electrical characteristics t a = 25c; all table values are estimates un til the block is teste d and characterized parameter condition min typ max unit resolution 10 bits dnl single-ended mode 0.8 1.1 bits inl single-ended mode 5.7 8.1 bits output local oad single-ended mode, output pad (dac_pos) 75 ohm single-ended mode, unused output (dac_neg) 0 ohm output voltage single-ended mode, code 000h 0.02 v single-ended mode, code 3ffh 1.42 v output current single-ended mode, code 000h 0.6 ma single-ended mode, code 3ffh 37.9 ma dnl differential mode 0.7 1 bits inl differential mode 1.4 3 bits output local load differential mode per pad (dac_pos and dac_neg) 37.5 ohm output voltage differential mode, code 000h, pad dacp 0.37 v differential mode, code 000h, pad dacn 1.07 v differential mode, code 3ffh, pad dacp 1.07 v differential mode, code 3ffh, pad dacn 0.37 v output voltage differential mode, code 000h, pad dacp 0.6 ma differential mode, code 000h, pad dacn 37.9 ma differential mode, code 3ffh, pad dacp 37.9 ma differential mode, code 3ffh, pad dacn 0.6 ma differential output mid level differential mode 0.72 v supply current estimate 55 ma
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_3.fm - rev. b 3/07 en 15 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor electrical specifications preliminary power consumption notes: 1. 10pf nominal. 2. (ntsc or pal) and lvds should not be operated at the same time. table 7: digital i/o parameters signal parameter definition condition min typ max unit all outputs load capacitance 1 30 pf output signal slew 2. 8v, 30pf load 0.72 v/ns 2.8v, 5pf load 1.25 v/ns v oh output high voltage 2.5 2.8 3.1 v v ol output low voltage ?0.3 0.3 v i oh output high current v dd = 2.8v, v oh = 2.4v 16 26.5 ma i ol output low current v dd = 2.8v, v ol = 0.4v 15.9 21.3 ma all inputs v ih input high voltage v dd = 2.8v 1.48 v v il input low voltage v dd = 2.8v 1.43 v i in input leakage current ?2 2 a signal cap input signal capacitance 3.5 pf extclk freq master clock frequency absolute minimum 2 mhz vga at 30 fps 27 mhz table 8: power consumption t a = ambient = 25c; all supplies at 2.8v mode sensor (mw) image-flow proc (mw) i/os (mw) 1 dac (mw) lvds (mw) to t a l (mw) active mode 2 60 100 10 150 80 400 standby 0.56
? 8000 s. federal way, p.o. box 6, boise, id 83707-0006, tel: 208-368-3900 prodmktg@micron.com www.micron.com customer comment line: 800-932-4992 micron, the m logo, the micron logo, and di gitalclarity are trademarks of micron technology, inc. all other trademarks are the property of their respective owners. preliminary: this data sheet contains initial characterization li mits that are subject to change upon full characterization of production devices. mt9v135: soc vga digital image sensor package diagram pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_3.fm - rev. b 3/07 en 16 ?2006 micron technology, inc. all rights reserved. preliminary package diagram figure 10: 48-pin clcc package outline drawing notes: 1. optical center = package center. 2. all dimensions are in millimeters. seating plane 4.4 11.43 5.215 5.715 lid material: borosilicate glass 0.55 thickness wall material: alumina ceramic substrate material: alumina ceramic 0.7 thickness 8.8 4.4 5.715 4.84 5.215 0.8 typ 1.75 0.8 typ 8.8 48 1 10.9 0.1 ctr 47x 1.0 0.2 48x r 0.15 48x 0.40 0.05 11.43 10.9 0.1 ctr lead finish: au plating, 0.50 microns minimum thickness over ni plating, 1.27 microns minimum thickness 2.3 0.2 1.7 first clear pixel optical center 1 c a b optical area optical area: maximum rotation of optical area relative to package edges: 1o maximum tilt of optical area relative to seating plane a : 50 microns maximum tilt of optical area relative to top of cover glass d : 100 microns a d 0.90 for reference only 1.400 0.125 0.35 for reference only v ctr ?0.20 a b c h ctr ?0.20 a b c image sensor die: 0.675 thickness 0.10 a 0.05 0.2 4x
pdf: 09005aef82c99cd/source:09005aef824c99db micron technology, inc., reserves the right to change products or specifications without notice. mt9v135_lds_3.fm - rev. b 3/07 en 17 ?2006 micron technology, inc. all rights reserved. mt9v135: soc vga digital image sensor revision history preliminary revision history rev. b . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3/28/2007 ? updated package drawing.

▲Up To Search▲

Price & Availability of MT9V135C12STCES

	To Download MT9V135C12STCES Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .